



# U.S. PATENT APPLICATION

| SERIAL NUMBER | FILING DATE | CLASS | GROUP ART ONLY |
|---------------|-------------|-------|----------------|
| 07/743.383    | 08/21/91    | 156   | 1304           |

APPLICANT

JUN-ICHI KONNO, MIE, JAPAN; KEISL:IE SHINAGAWA, KANAGAWA, JAPAN;  
TOSHIYUKI ISHIDA, KANAGAWA, JAPAN; TAKAHIRO ITO, KANAGAWA, JAPAN;  
TESTSUO KONDO, KANAGAWA, JAPAN; FUKASHI HARADA, MIE, JAPAN; SHUZO  
FUJIMURA, TOKYO, JAPAN.

\*\*\*CONTINUING DATA\*\*\*\*\*  
VERIFIED

\*\*\*FOREIGN/PCT APPLICATIONS\*\*\*\*\*

VERIFIED

PCT  
JAPAN

PCT/JP91/00861  
2-171791

06/26/91  
06/27/90

| STATE OR COUNTRY | SHEETS DRAWING | TOTAL CLAIMS | INDEPENDENT CLAIMS | FILING FEE RECEIVED | ATTORNEY DOCKET NO. |
|------------------|----------------|--------------|--------------------|---------------------|---------------------|
| JPX              | 7              | 22           | 4                  | \$ 560.00           | 911333              |

ADDRESS

ARMSTRONG, NIKAI DO, MARMELSTEIN,  
KUBOVCIK & MURRAY  
1725 K ST. N.W., STE. 1000  
WASHINGTON, DC 20006

TITLE

METHOD FOR PRODUCING SEMICONDUCTOR INTEGRATED CIRCUITS AND APPARATUS  
USED IN SUCH METHOD

This is to certify that annexed hereto is a true copy from the records of the United States  
Patent and Trademark Office of the application as filed which is identified above.

By authority of the  
COMMISSIONER OF PATENTS AND TRADEMARKS

Date

Certifying Officer